

Model's CIA, PAGE 4

SIGNAL DEFINITIONS

AD to A15	Address Bit 0 to 15
ADC	Address Enable Control
ADR	Attention
BA	Bus Available
BRACKET	Buffered System Reset
CI HIGH, CI LOW	Internal Cartridge Chip Select
CI HIGH, CI LOW	
CLK	Dynamic RAM Column Address (C15)04
CLK IN	Master Clock (Timing Phase, 14.31818 MHz)
CRASH	Chroma Output
COMP	Composite Sync and Luma
CS	Chip Enable
CS	Chip Select
CS0	Low ROM Chip Select
CS1	High ROM Chip Select
CYT RTN	Cassette Motor Control
CYT RD	Cassette Read
CYT SENDE	Cassette Send
CYT WR	Cassette Write
CLR	Clear to Send
CR0 to CR7	Data Bit 0 to 7
CCD	Data Carrier Detect
DSAR	Dynamic RAM
DSAR ADD	Dynamic RAM Address
DSR	Data Set Ready
DSR	Data Terminal Ready
EXT AUDIO	External Audio Input
DATA IN	DATA
IRQ	Interrupt Request
K0 to K7	Keyboard Latch 0 to 7
KDMA	Kernel ROM Control Line
LDM	Luminance Sync and Luminance
MEM	Address Multiplexer Control
MT0 to MT	MT Bit 0 to 7
RAM	Dynamic RAM Row Address Strobe
RESET	System Reset
RD	Service Clock
RD	Service Data
R/W	Read/Write Line
RTE	Request To Send
RSD	Reset Line
YED	Telet Display
YRD	Teletext Data
Z0	System Clock (Phases between 1 and 3 MHz)
Z1	Anticlock Z0, Address Valid Rising Edge, Data Valid Falling Edge